Ubuntu
freehdl package

  1. Bug #291075
  2. Comment #8

Comment 8 for bug 291075

Revision history for this message
Ahmed Kotb (kotbcorp) wrote :

i was able to run it when i changed the model of the digital simulation component from VHDL to verilog
Sorry for wasting ur time