Comment 2 for bug 1129092

I've used this for symmetric bc application. I have a very specific case where full system assembly is not appropriate -- for example, the RHS vector may have been cached without bcs, and then just the bc term needs to be added. I'm open to using an alternative approach if one is appropriate.

What is the cause of a loss of parallel performance?