yosys binary package in Ubuntu Focal riscv64
This is a framework for Verilog RTL synthesis. It currently has extensive
Verilog-2005 support and provides a basic set of synthesis algorithms for
various application domains.
.
Yosys can be adapted to perform any synthesis job by combining the existing
passes (algorithms) using synthesis scripts and adding additional passes as
needed by extending the yosys C++ code base.
Publishing history
Date | Status | Target | Component | Section | Priority | Phased updates | Version | ||
---|---|---|---|---|---|---|---|---|---|
2020-04-04 01:18:19 UTC | Published | Ubuntu Focal riscv64 | release | universe | electronics | Optional | 0.9-1build2 | ||
|