Binary package “yosys” in ubuntu focal
Framework for Verilog RTL synthesis
This is a framework for Verilog RTL synthesis. It currently has extensive
Verilog-2005 support and provides a basic set of synthesis algorithms for
various application domains.
.
Yosys can be adapted to perform any synthesis job by combining the existing
passes (algorithms) using synthesis scripts and adding additional passes as
needed by extending the yosys C++ code base.
Source package
Published versions
- yosys 0.9-1build2 in amd64 (Proposed)
- yosys 0.9-1build2 in amd64 (Release)
- yosys 0.9-1build2 in arm64 (Proposed)
- yosys 0.9-1build2 in arm64 (Release)
- yosys 0.9-1build2 in armhf (Proposed)
- yosys 0.9-1build2 in armhf (Release)
- yosys 0.9-1build2 in ppc64el (Proposed)
- yosys 0.9-1build2 in ppc64el (Release)
- yosys 0.9-1build2 in riscv64 (Release)
- yosys 0.9-1build2 in s390x (Proposed)
- yosys 0.9-1build2 in s390x (Release)