pcb

DRC on a per layer basis.

Bug #700408 reported by Bert Timmerman on 2011-01-08
2
Affects Status Importance Assigned to Milestone
gEDA project
Wishlist
Unassigned
pcb
Wishlist
Unassigned

Bug Description

This bug report supersedes a part of the multiple feature requests in bug report #699559 "Wishlist".

It should be possible to define design rules for each of
the element types and layers. For example it should
possible to turn off design checking for silk-screen
layers.

Tags: drc Edit Tag help
Peter Clifton (pcjc2) on 2011-01-14
tags: added: drc
Traumflug (mah-jump-ing) on 2015-09-27
Changed in geda-project:
importance: Undecided → Wishlist
no longer affects: pcb
affects: geda-project → pcb
Traumflug (mah-jump-ing) wrote :

Please keep your fingers off of geda-project unless you want to contribute to it.

Changed in geda-project:
importance: Undecided → Wishlist
Changed in pcb:
milestone: none → future-bug-fix-release
To post a comment you must log in.
This report contains Public information  Edit
Everyone can see this information.

Other bug subscribers

Related blueprints