pcb

DRC Tests

Bug #1784755 reported by Chad Parker on 2018-08-01
8
This bug affects 1 person
Affects Status Importance Assigned to Milestone
pcb
Medium
Chad Parker

Bug Description

The design rule checker needs some tests.

Changed in pcb:
assignee: nobody → Chad Parker (parker-charles)
importance: Undecided → Medium
status: New → In Progress
milestone: none → pcb-4.1.3
Chad Parker (parker-charles) wrote :

See branch home/cparker/drc_test.

Changed in pcb:
milestone: pcb-4.1.3 → future-feature-release
Changed in pcb:
milestone: future-feature-release → pcb-4.2.0
Chad Parker (parker-charles) wrote :

See branch: home/cparker/drc_test

Current state of things:
There is currently a large series of tests for polygon clearance, minimum sizes and minimum spacings in the pcb/tests/inputs directory. These are intended to capture the current state of the DRC, and have not yet been vetted to determine if there are actual errors that are or aren't being flagged.

After a conversation with Peter C., he suggested a number of additional cases that ought to be tested, such as rotated objects, and objects that clear just the edges of polygons. I've starting working on a python script to rebuild all of these tests automatically to make adding adjustments easier, see branch home/cparker/test_tools, however, it might be easier to just do some of it by hand.

Here are some of my notes from my conversation with him:

* Check arcs with different arc spans, 45, 180, 270.
* Thermals??
* Polyclearance, PWL
* Also try everything at 45 deg.
* Try testing for objects off the board?
* Should we warn the user if a line clearance is less than the global clearance requirement?
* There is a difference between completely interior objects and partially interior objects.
* Items inside polygon holes
* Format specifiers that eat multiple arguments? Fewer format specifiers.
* minimum copper polygon between two objects.
* necking down like busses coming together.
* corners?
* Pad case doesn't clear edge of polygon?
* Try outer edge case with the clearline flag off.

Changed in pcb:
status: In Progress → Fix Committed
Chad Parker (parker-charles) wrote :

There are still some updates to be made, but this is a good enough start.

To post a comment you must log in.
This report contains Public information  Edit
Everyone can see this information.

Other bug subscribers

Related blueprints