Comment 21 for bug 1787961

Revision history for this message
Tomasz Wlostowski (twlostow) wrote :

@Jeff I'm going to fix the connectivity algo issue anyway, but I don't understand how global labels (on the schematic) are related to wrongly updated nets on the PCB. It looks like another bug to me. Do you have any project where this could be easily reproduced?

Tom